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Abstract 
The main focus is to provide a low power and advanced secure compressive sensing method 
for image encryption and decryption. This method combines compressive sensing technique 
with stream cipher and block cipher to implement the secure compressive sensing. The use of 
stream cipher and block cipher to generate the measurement matrix. AES is one of the 
standard algorithm and widely used to encrypt and decrypt the data. The image encryption 
and decryption algorithm implemented by using AES 128-bit core. In multibit LFSR system, 
bits are shift in every clock cycle where single bit is shift in a conventional LFSR method. The 
proposed system implemented using Verilog HDL and simulated by modelsim 6.4 c and 
implemented in FPGA spartan 3 XC3S 200 TQ-144. 
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INTRODUCTION 
In day to day life, a huge number of 
sectors exchange     the large amount of 
database in various fields such as banking 
sectors, financial sectors, and medical 
sectors and so on. So, in these sectors 
security is essential. Every sector needed 
to keep secure the database then data 
cannot be hacked by unknown people. 
Most of the sectors, database usually 
secured by using cryptography techniques. 
There are several cryptography techniques 
that are available such as DES, triple DES, 
Blowfish, RSA, and AES. Among all 
cryptography techniques, AES is one of 
the standard algorithms. AES is trusted 
algorithm recognized by the US 
government and numerous organizations. 
AES supports 128, 192 and 256-bit key 
length. With the development of the 
internet and personal computers, the 
digital photo and video have become 
popular. Image encryption has been one of 
the most widely used techniques in the 
past decade for securing the 
confidentiality, integrity, availability while 
spreading through a network. Furthermore, 
special and reliable security in storage and 
transmission of digital image is needed in 
many applications, such as medical 
imaging systems, military image 
communications and personal information. 
In this case, encryption algorithm is 
needed to protect the uses sensitive digital 
data. This paper will present the 
permutation of image when encrypting the 
plain image based on block cipher and 
stream cipher [1]. 
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Figure 1: Encryption Process 
 
 
Figure 2: Decryption Process 
 
 
Figure 3: FPGA implementation process of AES-128 bit core interface with UART. 
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LITERATURE SURVEY 
M.P. Priyanka. Lakshmi prasad, Dr. A.R. 
Reddy. —AES is one of the standard 
algorithms and widely used to encrypt and 
decrypt the data. This paper, image 
encryption and decryption algorithm 
implemented by using AES 128-bit core. 
Here, image information is converted into 
a hexadecimal format using MATLAB 
code and this plain hexadecimal data are 
transmitted to the FPGA via UART for 
encryption. Thus, the same process is also 
used for Decryption. The entire AES 128-
bit core is simulated and synthesized for 
Spartan-3E-1600E FPGA using Xilinx ISE 
14.3.  Therefore, the experimental results 
are measured and compared with respect 
to area, power, and latency. The total 
amount of area occupied for encryption is 
6%  of  slices,  2%  of  slice Flip flops, 5% 
of 4-input LUTS and 44% of BRAMS, 
latency for 128-bit is  6.645  ns  and  the  
amount  of  power  consumption is 441.91 
mW. Similarly, for the decryption amount 
of area occupied is 7% of slices, 2% of 
slice Flip flops, 7% of 4-input LUTS and 
55% of BRAMS, latency for 128-bit is 
7.770 ns and the total amount of power 
consumption is 442 mW. 
 
Debarshi Datta, Bipa Datta, Himadri 
Sekhar Dutta [2]. Pseudorandom number 
generators (PRNGs) are important role in 
cryptography application. Hardware based 
random number generators become faster. 
Field Programming Gate Arrays (FPGA) is 
one of the most valuable devices in 
hardware industry. This paper presents 
multibit linear feedback shift register 
(LFSR) based PRNGs circuit designed 
with hardware description languages 
(HDL). In multibit LFSR system, multiple 
bits are shift in every clock cycle where a 
single bit is shift in a conventional LFSR 
method. This technique is very much 
applicable in cryptography area. The 
proposed various bit length multibit LFSR 
architectures are synthesized using Xilinx 
ISE 14.7 and Spartan 6 FPGA to target 
device XC6SLX45. The result analysis 
indicates that 32-bit length multibit LFSR 
architecture is better performance than 
other architectures.    
  
Huang Chunguang, Cheng Hai,Song 
yu,Dang qun [3]. In recent years, a variety 
of encryption algorithms have been 
investigated to image cryptosystems. Most 
of them are based on permutation and 
diffusion architecture. These two 
procedures are independent according to 
the encryption algorithm. Block cipher and 
stream cipher can also be used to encrypt 
the image, the permutation can be 
different. This paper proposed the 
corresponding permutations based on 
block cipher and stream cipher. 
 
Hrushikesh S.Deshpande, Kailash 
J.Karande, Altaaf O.Mulani [4] AES 
represents an algorithm for advanced 
encryption standard consist of different 
operations required in the steps of 
encryption and decryption. The proposed 
architecture is based on optimizing area in 
terms of reducing no of slices required for 
design of AES algorithm in VHDL. This 
paper produces 3 step designs. AES 
(TOP), AES (19ROUNDS), AES(LAST 
ROUND) in which code is divided in to 
three parts instead of 4 groups in single 
round. This paper presents AES-128 bit 
algorithm design consist of 128 bit 
symmetric key & Xilinx ISE 14.1 Project 
Navigator used for synthesis and 
simulation of this proposed architecture 
purpose.  
 
CONCLUSION 
In conventional LFSR based algorithm a 
single bit is shifted in one clock cycle 
whereas multibit LFSR algorithm is 
generated multiple random bits in each 
clock cycle. So that, multibit LFSR based 
system will be more secured than 
conventional LFSR system. This technique 
is useful in cryptography area to get high 
security. Image encryption and decryption 
algorithm implemented by using AES 128-
bit core. Here, the experimental results are 
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measured and compared with respect to 
area, power. Permutation based on block 
cipher is proposed by grouping the image 
and diffusing to the other group to increase 
the spread rate. Permutation based on 
stream cipher is proposed by cipher block 
chaining mode to increase the diffusion 
rate. 
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